Digital Simulation of Superconductive Memory System Based on Hardware Description Language Modeling
We have modeled a memory system using Josephson Junction to attain low power consumption using low input voltage compared to conventional Complementary Metal Oxide Semiconductor-Static Random Access Memory (CMOS-SRAM). We attained the low power by connecting a shared/common bit line and using a 1-bi...
Saved in:
Main Authors: | S. Narendran, J. Selvakumar |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2018-01-01
|
Series: | Advances in Condensed Matter Physics |
Online Access: | http://dx.doi.org/10.1155/2018/2683723 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Simulation of the Electro-Superconducting System Based on the H Equation
by: Jun Zhang
Published: (2022-01-01) -
Retracted: Simulation of the Electro-Superconducting System Based on the H Equation
by: Journal of Chemistry
Published: (2024-01-01) -
A Survey on Hardware Accelerators for Large Language Models
by: Christoforos Kachris
Published: (2025-01-01) -
2.5-dimensional topological superconductivity in twisted superconducting flakes
by: Kevin P. Lucht, et al.
Published: (2025-01-01) -
A high‐capacity and nonvolatile spintronic associative memory hardware accelerator
by: Mahan Rezaei, et al.
Published: (2023-07-01)