A novel buffering fault‐tolerance approach for network on chip (NoC)
Abstract Network‐on‐Chip (NoC) is a key component in chip multiprocessors (CMPs) as it supports communication between many cores. NoC is a network‐based communication subsystem on an integrated circuit, most typically between modules in a system on a chip (SoC). Designing a reliable NoC against fail...
Saved in:
Main Authors: | Nima Jafarzadeh, Ahmad Jalili, Jafar A. Alzubi, Khosro Rezaee, Yang Liu, Mehdi Gheisari, Bahram Sadeghi Bigham, Amir Javadpour |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2023-07-01
|
Series: | IET Circuits, Devices and Systems |
Subjects: | |
Online Access: | https://doi.org/10.1049/cds2.12127 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A radix‐8 modulo 2n multiplier using area and power‐optimized hard multiple generator
by: Naveen Kr. Kabra, et al.
Published: (2021-01-01) -
Heart-on-a-chip: a revolutionary organ-on-chip platform for cardiovascular disease modeling
by: Beiqin Liu, et al.
Published: (2025-01-01) -
Challenges to adopting adiabatic circuits for systems‐on‐a‐chip
by: Krishnan S. Rengarajan, et al.
Published: (2021-09-01) -
Accelerating the SM3 hash algorithm with CPU‐FPGA Co‐Designed architecture
by: Xiaoying Huang, et al.
Published: (2021-11-01) -
Design and implementation of a lab-on-a-chip for assisted reproductive technologies
by: Firooz Safaefar, et al.
Published: (2024-07-01)