Stego on FPGA: An IWT Approach
A reconfigurable hardware architecture for the implementation of integer wavelet transform (IWT) based adaptive random image steganography algorithm is proposed. The Haar-IWT was used to separate the subbands namely, LL, LH, HL, and HH, from 8×8 pixel blocks and the encrypted secret data is hidden i...
Saved in:
Main Authors: | Balakrishnan Ramalingam, Rengarajan Amirtharajan, John Bosco Balaguru Rayappan |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2014-01-01
|
Series: | The Scientific World Journal |
Online Access: | http://dx.doi.org/10.1155/2014/192512 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
StegoEDCA: An Efficient Covert Channel for Smart Grids Based on IEEE 802.11e Standard
by: Marek Natkaniec, et al.
Published: (2025-01-01) -
Ketahanan dan Kualitas Visual Watermarked Image Menggunakan Integer Wavelet Transform (IWT) dan Chinese Remainder Theorem (CRT)
by: Bambang Harjito, et al.
Published: (2023-04-01) -
Enhancing the Security of Customer Data in Cloud Environments Using a Novel Digital Fingerprinting Technique
by: Nithya Chidambaram, et al.
Published: (2016-01-01) -
From FPGA to Support Cloud to Cloud of FPGA: State of the Art
by: Rym Skhiri, et al.
Published: (2019-01-01) -
AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC
by: Dominique Blouin, et al.
Published: (2011-01-01)