Networks on Chips: Structure and Design Methodologies

Networks on Chips: Structure and Design Methodologies

The next generation of multiprocessor system on chip (MPSoC) and chip multiprocessors (CMPs) will contain hundreds or thousands of cores. Such a many-core system requires high-performance interconnections to transfer data among the cores on the chip. Traditional system components interface with the...

Full description

Saved in:

Bibliographic Details
Main Authors:	Wen-Chung Tsai, Ying-Cherng Lan, Yu-Hen Hu, Sao-Jie Chen
Format:	Article
Language:	English
Published:	Wiley 2012-01-01
Series:	Journal of Electrical and Computer Engineering
Online Access:	http://dx.doi.org/10.1155/2012/509465
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
by: Sao-Jie Chen, et al.
Published: (2012-01-01)

Application of Butterfly Clos-Network in Network-on-Chip
by: Hui Liu, et al.
Published: (2014-01-01)

Chip Design of PTP Time Synchronization for Industrial IoT
by: Yee-Shao Chen, et al.
Published: (2025-01-01)

Redsharc: A Programming Model and On-Chip Network for Multi-Core Systems on a Programmable Chip
by: William V. Kritikos, et al.
Published: (2012-01-01)

Performance survey of classic and Optic network‐on‐chip
by: Moez Balti, et al.
Published: (2021-07-01)

A Simple Microfluidic Chip Design for Fundamental Bioseparation
by: Alan S. Chan, et al.
Published: (2014-01-01)

Intelligent On/Off Dynamic Link Management for On-Chip Networks
by: Andreas G. Savva, et al.
Published: (2012-01-01)

Heart-on-a-chip: a revolutionary organ-on-chip platform for cardiovascular disease modeling
by: Beiqin Liu, et al.
Published: (2025-01-01)

Scale-free topology optimization for software-defined wireless sensor networks: A cyber-physical system
by: Ru Huang, et al.
Published: (2017-06-01)

Preamble Design and Noncoherent ToA Estimation for Pulse-Based Wireless Networks-on-Chip Communications in the Terahertz Band
by: Pankaj Singh, et al.
Published: (2025-01-01)

Weibull-Based Design Methodology for Rotating Structures in Aircraft Engines
by: Erwin V. Zaretsky, et al.
Published: (2003-01-01)

A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip
by: Cédric Killian, et al.
Published: (2012-01-01)

Design and implementation of a lab-on-a-chip for assisted reproductive technologies
by: Firooz Safaefar, et al.
Published: (2024-07-01)

Enhanced overloaded code division multiple access for network on chip
by: Behnam Vakili, et al.
Published: (2022-03-01)

Applying Partial Power-Gating to Direction-Sliced Network-on-Chip
by: Feng Wang, et al.
Published: (2015-01-01)

LDDP-Net: A Lightweight Neural Network with Dual Decoding Paths for Defect Segmentation of LED Chips
by: Jie Zhang, et al.
Published: (2025-01-01)

A Middleware Approach to Achieving Fault Tolerance of Kahn Process Networks on Networks on Chips
by: Onur Derin, et al.
Published: (2011-01-01)

Flying Chips and Deltagram

Self-Calibrated Energy-Efficient and Reliable Channels for On-Chip Interconnection Networks
by: Po-Tsang Huang, et al.
Published: (2012-01-01)

Status Data and Communication Aspects in Dynamically Clustered Network-on-Chip Monitoring
by: Ville Rantala, et al.
Published: (2012-01-01)

A Decentralised Task Mapping Approach for Homogeneous Multiprocessor Network-On-Chips
by: Peter Zipf, et al.
Published: (2009-01-01)

A Reconfigurable and Biologically Inspired Paradigm for Computation Using Network-On-Chip and Spiking Neural Networks
by: Jim Harkin, et al.
Published: (2009-01-01)

A Buffer-Sizing Algorithm for Network-on-Chips with Multiple Voltage-Frequency Islands
by: Anish S. Kumar, et al.
Published: (2012-01-01)

A novel buffering fault‐tolerance approach for network on chip (NoC)
by: Nima Jafarzadeh, et al.
Published: (2023-07-01)

3D Network-on-Chip Architectures Using Homogeneous Meshes and Heterogeneous Floorplans
by: Vitor de Paulo, et al.
Published: (2010-01-01)

Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique
by: Alireza Monemi, et al.
Published: (2015-01-01)

DEHYDRATION AND DEOILING OF METAL CHIP
by: O. M. Djakonov
Published: (2011-09-01)

Multi-Chip Module Technology
by: D. R. Barbour, et al.
Published: (1982-01-01)

Different Chip Interconnecting Techniques
by: Hans Danielsson
Published: (1980-01-01)

Flexible electro-hydraulic power chips
by: Chao Zhang, et al.
Published: (2025-02-01)

Efficiency and Droop Improvement in GaN-Based High-Voltage Flip Chip LEDs
by: Yen-Chih Chiang, et al.
Published: (2014-01-01)

Compact inverse designed vertical coupler with bottom reflector for sub-decibel fiber-to-chip coupling on silicon on insulator platform
by: Shiang-Yu Huang, et al.
Published: (2025-01-01)

Bottom-Up Abstract Modelling of Optical Networks-on-Chip: From Physical to Architectural Layer
by: Alberto Parini, et al.
Published: (2012-01-01)

On Asymptotic Analysis of Packet and Wormhole Switched Routing Algorithm for Application-Specific Networks-on-Chip
by: Nitin
Published: (2012-01-01)

Purification and Characterization of Hemagglutinating Proteins from Poker-Chip Venus (Meretrix lusoria) and Corbicula Clam (Corbicula fluminea)
by: Chin-Fu Cheng, et al.
Published: (2012-01-01)

Thinking and Prospect of Power Chip Specificity
by: Fuqi Ma, et al.
Published: (2021-01-01)

On-Chip DNA Assembly via Dielectrophoresis
by: Xichuan Rui, et al.
Published: (2025-01-01)

Biocompatible Heterogeneous Packaging and Laser-Assisted Fluid Interface Control for In Situ Sensor in Organ-on-a-Chip
by: Yu-Hsuan Lin, et al.
Published: (2024-12-01)

Feasibility Study and Design of a Wearable System-on-a-Chip Pulse Radar for Contactless Cardiopulmonary Monitoring
by: Domenico Zito, et al.
Published: (2008-01-01)

An On‐Chip Second‐Order Elastic Topological Insulator for Demultiplexing Out‐of‐Plane and In‐Plane Corner Modes
by: Yafeng Chen, et al.
Published: (2025-01-01)