Text this: A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs