A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs
In FPGA embedded systems, designers usually have to make a compromise between numerical precision and logical resources. Scientific computations in particular, usually require highly accurate calculations and are computing intensive. In this context, a designer is left with the task of implementing...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2011-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2011/518602 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832548062703124480 |
|---|---|
| author | G. Alonzo Vera Marios Pattichis James Lyke |
| author_facet | G. Alonzo Vera Marios Pattichis James Lyke |
| author_sort | G. Alonzo Vera |
| collection | DOAJ |
| description | In FPGA embedded systems, designers usually have to make a compromise between numerical precision and logical resources. Scientific computations in particular, usually require
highly accurate calculations and are computing intensive. In this context, a designer is left with the task of implementing several
arithmetic cores for parallel processing while supporting high numerical precision with finite logical resources.
This paper introduces an arithmetic architecture that uses runtime partial reconfiguration to dynamically adapt its numerical
precision, without requiring significant additional logical resources. The paper also quantifies the relationship between
reduced logical resources and savings in power consumption, which is particularly important for FPGA implementations. Finally, our results show performance benefits when this approach is compared to alternative static solutions within bounds on the reconfiguration rate. |
| format | Article |
| id | doaj-art-71b0eb3a65384514bbc74bdfc7713424 |
| institution | Kabale University |
| issn | 1687-7195 1687-7209 |
| language | English |
| publishDate | 2011-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | International Journal of Reconfigurable Computing |
| spelling | doaj-art-71b0eb3a65384514bbc74bdfc77134242025-02-03T06:42:23ZengWileyInternational Journal of Reconfigurable Computing1687-71951687-72092011-01-01201110.1155/2011/518602518602A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAsG. Alonzo Vera0Marios Pattichis1James Lyke2Department of Electrical and Computer Engineering, The University of New Mexico, Albuquerque, NM 87101, USADepartment of Electrical and Computer Engineering, The University of New Mexico, Albuquerque, NM 87101, USASpace Electronics Branch of the Space Vehicles, Directorate of the Air Force Research Laboratory, NM 87117-5776, USAIn FPGA embedded systems, designers usually have to make a compromise between numerical precision and logical resources. Scientific computations in particular, usually require highly accurate calculations and are computing intensive. In this context, a designer is left with the task of implementing several arithmetic cores for parallel processing while supporting high numerical precision with finite logical resources. This paper introduces an arithmetic architecture that uses runtime partial reconfiguration to dynamically adapt its numerical precision, without requiring significant additional logical resources. The paper also quantifies the relationship between reduced logical resources and savings in power consumption, which is particularly important for FPGA implementations. Finally, our results show performance benefits when this approach is compared to alternative static solutions within bounds on the reconfiguration rate.http://dx.doi.org/10.1155/2011/518602 |
| spellingShingle | G. Alonzo Vera Marios Pattichis James Lyke A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs International Journal of Reconfigurable Computing |
| title | A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs |
| title_full | A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs |
| title_fullStr | A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs |
| title_full_unstemmed | A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs |
| title_short | A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs |
| title_sort | dynamic dual fixed point arithmetic architecture for fpgas |
| url | http://dx.doi.org/10.1155/2011/518602 |
| work_keys_str_mv | AT galonzovera adynamicdualfixedpointarithmeticarchitectureforfpgas AT mariospattichis adynamicdualfixedpointarithmeticarchitectureforfpgas AT jameslyke adynamicdualfixedpointarithmeticarchitectureforfpgas AT galonzovera dynamicdualfixedpointarithmeticarchitectureforfpgas AT mariospattichis dynamicdualfixedpointarithmeticarchitectureforfpgas AT jameslyke dynamicdualfixedpointarithmeticarchitectureforfpgas |