FPGA Implementation of Reconfigurable Finite State Machine with Input Multiplexing Architecture Using Hungarian Method

FPGA Implementation of Reconfigurable Finite State Machine with Input Multiplexing Architecture Using Hungarian Method

The mathematical model for designing a complex digital system is a finite state machine (FSM). Applications such as digital signal processing (DSP) and built-in self-test (BIST) require specific operations to be performed only in the particular instances. Hence, the optimal synthesis of such systems...

Full description

Saved in:

Bibliographic Details
Main Authors:	Nitish Das, P. Aruna Priya
Format:	Article
Language:	English
Published:	Wiley 2018-01-01
Series:	International Journal of Reconfigurable Computing
Online Access:	http://dx.doi.org/10.1155/2018/6831901
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

SD‐SHO: Security‐dominated finite state machine state assignment technique with a satisfactory level of hardware optimization
by: Nitish Das, et al.
Published: (2021-09-01)

Implementation of a low‐power LVQ architecture on FPGA
by: Najoua Chalbi, et al.
Published: (2017-11-01)

Reconfigurable Network Stream Processing on Virtualized FPGA Resources
by: Qianqiao Chen, et al.
Published: (2018-01-01)

Exploration of Heterogeneous FPGA Architectures
by: Umer Farooq, et al.
Published: (2011-01-01)

Multi-Softcore Architecture on FPGA
by: Mouna Baklouti, et al.
Published: (2014-01-01)

A 4 × 4 Beamforming Network for Spatial Diversity and Multiplexing Reconfiguration
by: Li Sun, et al.
Published: (2022-01-01)

From FPGA to Support Cloud to Cloud of FPGA: State of the Art
by: Rym Skhiri, et al.
Published: (2019-01-01)

Implementation of finite state logic machines via the dynamics of atomic systems
by: Dawit Hiluf Hailu
Published: (2025-02-01)

On the Feasibility and Limitations of Just-in-Time Instruction Set Extension for FPGA-Based Reconfigurable Processors
by: Mariusz Grad, et al.
Published: (2012-01-01)

A Dynamically Reconfigured Multi-FPGA Network Platform for High-Speed Malware Collection
by: Sascha Mühlbach, et al.
Published: (2012-01-01)

Modelling and Automated Implementation of Optimal Power Saving Strategies in Coarse-Grained Reconfigurable Architectures
by: Francesca Palumbo, et al.
Published: (2016-01-01)

Dynamic Application Model for Scheduling with Uncertainty on Reconfigurable Architectures
by: Ismail Ktata, et al.
Published: (2011-01-01)

Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures
by: Ludovic Devaux, et al.
Published: (2010-01-01)

Distance-Ranked Fault Identification of Reconfigurable Hardware Bitstreams via Functional Input
by: Naveed Imran, et al.
Published: (2014-01-01)

Frequency-bin-encoded entanglement-based quantum key distribution in a reconfigurable frequency-multiplexed network
by: Anahita Khodadad Kashi, et al.
Published: (2025-01-01)

Accelerating the SM3 hash algorithm with CPU‐FPGA Co‐Designed architecture
by: Xiaoying Huang, et al.
Published: (2021-11-01)

Implementation of Simplified Data Encryption Standard on FPGA using VHDL
by: salim Qadir Mohammed
Published: (2022-03-01)

An Efficient FPGA Implementation of Optimized Anisotropic Diffusion Filtering of Images
by: Chandrajit Pal, et al.
Published: (2016-01-01)

FPGA Implementation of A∗ Algorithm for Real-Time Path Planning
by: Yuzhi Zhou, et al.
Published: (2020-01-01)

Research on the Architecture of a Basic Reconfigurable Information Communication Network
by: Ruimin Wang, et al.
Published: (2013-01-01)

A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance
by: Lu Wan, et al.
Published: (2012-01-01)

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors
by: Shoaib Akram, et al.
Published: (2010-01-01)

Coupled variable‐input LCG and clock divider‐based large period pseudo‐random bit generator on FPGA
by: Mangal D. Gupta, et al.
Published: (2021-09-01)

Hardware Architecture for Real-Time Computation of Image Component Feature Descriptors on a FPGA
by: Abdul Waheed Malik, et al.
Published: (2014-01-01)

FPGA Implementation of Real-Time Compressive Sensing with Partial Fourier Dictionary
by: Yinghui Quan, et al.
Published: (2016-01-01)

Chaotic Dynamics Analysis and FPGA Implementation Based on Gauss Legendre Integral
by: Li Wen, et al.
Published: (2025-01-01)

Modular Self-Reconfigurable Robotic Systems: A Survey on Hardware Architectures
by: S. Sankhar Reddy Chennareddy, et al.
Published: (2017-01-01)

A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications
by: H. Ho, et al.
Published: (2009-01-01)

An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture
by: Motoki Amagasaki, et al.
Published: (2008-01-01)

FPGACam: A FPGA based efficient camera interfacing architecture for real time video processing
by: Sayantam Sarkar, et al.
Published: (2021-11-01)

XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware
by: Gaurav Purohit, et al.
Published: (2016-01-01)

Multiobjective Optimization for Reconfigurable Implementation of Medical Image Registration
by: Omkar Dandekar, et al.
Published: (2008-01-01)

Design and Implementation of Radar Cross-Section Models on a Virtex-6 FPGA
by: B. U. V. Prashanth
Published: (2014-01-01)

Performance Evaluation of Heart Sound Cancellation in FPGA Hardware Implementation for Electronic Stethoscope
by: Chun-Tang Chao, et al.
Published: (2014-01-01)

Hungarian Emerging
by: Diana Archangeli, et al.
Published: (2025-01-01)

Experiencing a Problem-Based Learning Approach for Teaching Reconfigurable Architecture Design
by: Erwan Fabiani
Published: (2009-01-01)

Corrigendum to “Modular Self-Reconfigurable Robotic Systems: A Survey on Hardware Architectures”
by: S. Sankhar Reddy Chennareddy, et al.
Published: (2017-01-01)

FPGA Implementations for Data Encryption and Decryption via Concurrent and Parallel Computation: A Review
by: Abdulmajeed Adil Yazdeen, et al.
Published: (2021-03-01)

An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads
by: Nachiket Kapre, et al.
Published: (2011-01-01)

FPGA‐based implementation of floating point processing element for the design of efficient FIR filters
by: Tintu Mary John, et al.
Published: (2021-07-01)