FPGA-Based Distributed Union-Find Decoder for Surface Codes

FPGA-Based Distributed Union-Find Decoder for Surface Codes

A fault-tolerant quantum computer must decode and correct errors faster than they appear to prevent exponential slowdown due to error correction. The Union-Find (UF) decoder is promising with an average time complexity slightly higher than <inline-formula><tex-math notation="LaTeX"...

Full description

Saved in:

Bibliographic Details
Main Authors:	Namitha Liyanage, Yue Wu, Siona Tagare, Lin Zhong
Format:	Article
Language:	English
Published:	IEEE 2024-01-01
Series:	IEEE Transactions on Quantum Engineering
Subjects:	Field-programmable gate array (FPGA) quantum error correction (QEC) surface codes Union-Find (UF)
Online Access:	https://ieeexplore.ieee.org/document/10693533/
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Reliable Quantum Communications Based on Asymmetry in Distillation and Coding
by: Lorenzo Valentini, et al.
Published: (2024-01-01)

Hybrid Hamiltonian Simulation Approach for the Analysis of Quantum Error Correction Protocol Robustness
by: Benjamin Gys, et al.
Published: (2024-01-01)

Efficient Hardware Implementation of a Multi-Layer Gradient-Free Online-Trainable Spiking Neural Network on FPGA
by: Ali Mehrabi, et al.
Published: (2024-01-01)

Portable and Cost-Effective Handheld Ultrasound System Utilizing FPGA-Based Synthetic Aperture Imaging
by: Wenping Wang, et al.
Published: (2024-01-01)

Trellis Decoding for Qudit Stabilizer Codes and Its Application to Qubit Topological Codes
by: Eric Sabo, et al.
Published: (2024-01-01)

Convolutional Neural Decoder for Surface Codes
by: Hyunwoo Jung, et al.
Published: (2024-01-01)

Quaternary Neural Belief Propagation Decoding of Quantum LDPC Codes With Overcomplete Check Matrices
by: Sisi Miao, et al.
Published: (2025-01-01)

FASQuiC: Flexible Architecture for Scalable Spin Qubit Control
by: Mathieu Toubeix, et al.
Published: (2024-01-01)

Strengthened 32‐bit AES implementation: Architectural error correction configuration with a new voting scheme
by: Saeideh Sheikhpur, et al.
Published: (2021-11-01)

A Low-Complexity Diversity-Preserving Universal Bit-Flipping Enhanced Hard Decision Decoder for Arbitrary Linear Codes
by: Praveen Sai Bere, et al.
Published: (2024-01-01)

Re-locative guided search optimized self-sparse attention enabled deep learning decoder for quantum error correction
by: Umesh Uttamrao Shinde, et al.
Published: (2025-01-01)

Accelerating the SM3 hash algorithm with CPU‐FPGA Co‐Designed architecture
by: Xiaoying Huang, et al.
Published: (2021-11-01)

Hardware Efficient Speech Enhancement With Noise Aware Multi-Target Deep Learning
by: Salinna Abdullah, et al.
Published: (2024-01-01)

FPGA‐based implementation of floating point processing element for the design of efficient FIR filters
by: Tintu Mary John, et al.
Published: (2021-07-01)

Lightweight AES Design for IoT Applications: Optimizations in FPGA and ASIC With DFA Countermeasure Strategies
by: Salman Ahmed, et al.
Published: (2025-01-01)

Field-Programmable Gate Array (FPGA)-Based Lock-In Amplifier System with Signal Enhancement: A Comprehensive Review on the Design for Advanced Measurement Applications
by: Jose Alejandro Galaviz-Aguilar, et al.
Published: (2025-01-01)

Fast approximation of the top‐k items in data streams using FPGAs
by: Ali Ebrahim, et al.
Published: (2023-03-01)

Coupled variable‐input LCG and clock divider‐based large period pseudo‐random bit generator on FPGA
by: Mangal D. Gupta, et al.
Published: (2021-09-01)

FPGACam: A FPGA based efficient camera interfacing architecture for real time video processing
by: Sayantam Sarkar, et al.
Published: (2021-11-01)

Efficient FPGA based architecture for high‐order FIR filtering using simultaneous DSP and LUT reduced utilization
by: Mountassar Maamoun, et al.
Published: (2021-08-01)

Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation
by: Sa'ed Abed, et al.
Published: (2021-03-01)

Blinding HT: Hiding Hardware Trojan signals traced across multiple sequential levels
by: Ying Zhang, et al.
Published: (2022-01-01)

Design of a 128‐channel transceiver hardware for medical ultrasound imaging systems
by: Jayaraj Kidav, et al.
Published: (2022-01-01)

A novel FPGA‐Based Bi input‐reduced order extended Kalman filter for speed‐sensorless direct torque control of induction motor with constant switching frequency controller
by: Remzi Inan
Published: (2021-05-01)

Method for synthesizing a logic element that implements several functions simultaneously
by: S. I. Sovetov, et al.
Published: (2023-06-01)

Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication
by: Geetam Singh Tomar, et al.
Published: (2021-08-01)

Accelerating Deep Neural Networks implementation: A survey
by: Meriam Dhouibi, et al.
Published: (2021-03-01)

An efficient loop tiling framework for convolutional neural network inference accelerators
by: Hongmin Huang, et al.
Published: (2022-01-01)

Ultrahigh-Performance Radio Frequency System-on-Chip Implementation of a Kalman Filter-Based High-Precision Time and Frequency Synchronization for Networked Integrated Sensing and Communication Systems
by: Roghayeh Ghasemi, et al.
Published: (2025-01-01)

Implementation of Simplified Data Encryption Standard on FPGA using VHDL
by: salim Qadir Mohammed
Published: (2022-03-01)

Analisis Burnout Programmer Terhadap Penerapan Secure Coding
by: Candra Heru Saputra, et al.
Published: (2024-08-01)

FPGA-QNN: Quantized Neural Network Hardware Acceleration on FPGAs
by: Mustafa Tasci, et al.
Published: (2025-01-01)

Field‐programmable gate array acceleration of the Tersoff potential in LAMMPS
by: Quan Deng, et al.
Published: (2025-01-01)

Performance Evaluation of FPGA-Based Design of Modified Chua Oscillator
by: Filips Capligins, et al.
Published: (2024-11-01)

Some New Constructions of <i>q</i>-ary Codes for Correcting a Burst of at Most <i>t</i> Deletions
by: Wentu Song, et al.
Published: (2025-01-01)

Initialization Methods for FPGA-Based EMT Simulations
by: Xin Ma, et al.
Published: (2024-01-01)

Synthesis of symmetric paths of arbiter physically unclonable function on FPGA
by: A. A. Ivaniuk
Published: (2019-06-01)

Chaotic Dynamics Analysis and FPGA Implementation Based on Gauss Legendre Integral
by: Li Wen, et al.
Published: (2025-01-01)

Low Complexity Unquantized Forward Stack Decoding Algorithm for Spinal Codes in Measurement While Drilling Communication
by: Xiaoyang Yu, et al.
Published: (2025-01-01)

Sparse Convolution FPGA Accelerator Based on Multi-Bank Hash Selection
by: Jia Xu, et al.
Published: (2024-12-01)