Text this: Thermal-Aware Test Schedule and TAM Co-Optimization for Three-Dimensional IC