E-MAC: Enhanced In-SRAM MAC Accuracy via Digital-to-Time Modulation
In this article, we introduce a novel technique called E-multiplication and accumulation (MAC) (EMAC), aimed at enhancing energy efficiency, reducing latency, and improving the accuracy of analog-based in-static random access memory (SRAM) MAC accelerators. Our approach involves a digital-to-time wo...
Saved in:
Main Authors: | Saeed Seyedfaraji, Salar Shakibhamedan, Amire Seyedfaraji, Baset Mesgari, Nima Taherinejad, Axel Jantsch, Semeen Rehman |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2024-01-01
|
Series: | IEEE Journal on Exploratory Solid-State Computational Devices and Circuits |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10804123/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
SRAM and Mixed-Signal Logic With Noise Immunity in 3-nm Nano-Sheet Technology
by: Rajiv V. Joshi, et al.
Published: (2025-01-01) -
Performance Optimization of Fabricated Nanosheet GAA CMOS Transistors and 6T-SRAM Cells via Source/Drain Doping Engineering
by: Xuexiang Zhang, et al.
Published: (2025-01-01) -
Design of 10T SRAM cell with improved read performance and expanded write margin
by: Ashish Sachdeva, et al.
Published: (2021-01-01) -
A novel 8T SRAM cell using PFC and PPC VS-CNTFET transistor
by: Vipin Kumar Sharma, et al.
Published: (2025-01-01) -
Reliable SRAM using NAND‐NOR Gate in beyond‐CMOS QCA technology
by: Marshal Raj, et al.
Published: (2021-05-01)