Hardware-Efficient Design of Real-Time Profile Shape Matching Stereo Vision Algorithm on FPGA
A variety of platforms, such as micro-unmanned vehicles, are limited in the amount of computational hardware they can support due to weight and power constraints. An efficient stereo vision algorithm implemented on an FPGA would be able to minimize payload and power consumption in microunmanned vehi...
Saved in:
Main Authors: | Beau Tippetts, Dah Jye Lee, Kirt Lillywhite, James K. Archibald |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2014-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2014/945926 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
MaDis-Stereo: Enhanced Stereo Matching via Distilled Masked Image Modeling
by: Jihye Ahn, et al.
Published: (2025-01-01) -
Hardware Architecture for Real-Time Computation of Image Component Feature Descriptors on a FPGA
by: Abdul Waheed Malik, et al.
Published: (2014-01-01) -
FPGA-QNN: Quantized Neural Network Hardware Acceleration on FPGAs
by: Mustafa Tasci, et al.
Published: (2025-01-01) -
Rethinking the Key Factors for the Generalization of Remote Sensing Stereo Matching Networks
by: Liting Jiang, et al.
Published: (2025-01-01) -
Efficient Hardware Implementation of a Multi-Layer Gradient-Free Online-Trainable Spiking Neural Network on FPGA
by: Ali Mehrabi, et al.
Published: (2024-01-01)