Text this: A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors