High-Performance Gate-All-Around Field Effect Transistors Based on Orderly Arrays of Catalytic Si Nanowire Channels
Highlights A high-density array of orderly silicon nanowires (SiNWs) was grown in precise locations, with diameter of D NW = 22.4 ± 2.4 nm and interwire spacing of 90 nm. A special suspension-contact protocol has been developed to reliably suspend the in-plane solid-liquid-solid SiNWs to serve as ul...
Saved in:
| Main Authors: | Wei Liao, Wentao Qian, Junyang An, Lei Liang, Zhiyan Hu, Junzhuan Wang, Linwei Yu |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
SpringerOpen
2025-02-01
|
| Series: | Nano-Micro Letters |
| Subjects: | |
| Online Access: | https://doi.org/10.1007/s40820-025-01674-8 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Performance Projection of Gate-All-Around (GAA)-Based Negative Capacitance Complementary FET (NC-CFET) Relative to Standard CFET
by: Abhishek Kumar, et al.
Published: (2025-01-01) -
Improving the Performance of Arsenene Nanoribbon Gate-All-Around Tunnel Field-Effect Transistors Using H Defects
by: Shun Song, et al.
Published: (2024-12-01) -
An Overview of Hot Carrier Degradation on Gate-All-Around Nanosheet Transistors
by: Huimei Zhou
Published: (2025-03-01) -
Small Signal Parameter Extraction of III-V Heterojunction Surrounding Gate Tunnel Field Effect Transistor
by: ManjulaВ Vijh, et al.
Published: (2017-07-01) -
A Dual Core Source/Drain GAA FinFET
by: Prachuryya Subash Das, et al.
Published: (2023-06-01)