An efficient loop tiling framework for convolutional neural network inference accelerators
Abstract Convolutional neural networks (CNNs) have been widely applied in the field of computer vision due to their inherent advantages in image feature extraction. However, it is difficult to implement CNNs directly on embedded platforms owing to excessive calculations of CNNs. Field Programmable G...
Saved in:
Main Authors: | Hongmin Huang, Xianghong Hu, Xueming Li, Xiaoming Xiong |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2022-01-01
|
Series: | IET Circuits, Devices and Systems |
Subjects: | |
Online Access: | https://doi.org/10.1049/cds2.12091 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Accelerating Deep Neural Networks implementation: A survey
by: Meriam Dhouibi, et al.
Published: (2021-03-01) -
CNN Accelerator Performance Dependence on Loop Tiling and the Optimum Resource-Constrained Loop Tiling
by: Chester Sungchung Park, et al.
Published: (2025-01-01) -
Fast approximation of the top‐k items in data streams using FPGAs
by: Ali Ebrahim, et al.
Published: (2023-03-01) -
A Hardware Accelerator for the Inference of a Convolutional Neural network
by: Edwin González, et al.
Published: (2019-11-01) -
Efficient Hardware Implementation of a Multi-Layer Gradient-Free Online-Trainable Spiking Neural Network on FPGA
by: Ali Mehrabi, et al.
Published: (2024-01-01)