Improved Design of Bit Synchronization Clock Extraction in Digital Communication System
An improved method is proposed in this design to reduce the phase jitter after the synchronization or the random noise induced phase jitter in a bit synchronization clock extraction circuit. By using a newly added digital filter between the phase detector and the controller, the phase difference pul...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2018-01-01
|
| Series: | Journal of Electrical and Computer Engineering |
| Online Access: | http://dx.doi.org/10.1155/2018/8024168 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832566476469436416 |
|---|---|
| author | Huimin Duan Hui Huang Cuihua Li |
| author_facet | Huimin Duan Hui Huang Cuihua Li |
| author_sort | Huimin Duan |
| collection | DOAJ |
| description | An improved method is proposed in this design to reduce the phase jitter after the synchronization or the random noise induced phase jitter in a bit synchronization clock extraction circuit. By using a newly added digital filter between the phase detector and the controller, the phase difference pulses from the phase detector are counted and processed, before being transmitted to the controller for adjusting the phase of the output clock. The design is completed by using FPGA chip and VHDL hardware description language and performs the simulation verification on Quartus II. The results show that the improved system performs the accurate extraction of bit synchronized clock, reduces the phase jitter problem, improves the system running efficiency and the ability of anti-interference, and guarantees the synchronization performance of the digital communication system. |
| format | Article |
| id | doaj-art-57492e54623d4fd086adaf9a8d0df57e |
| institution | Kabale University |
| issn | 2090-0147 2090-0155 |
| language | English |
| publishDate | 2018-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | Journal of Electrical and Computer Engineering |
| spelling | doaj-art-57492e54623d4fd086adaf9a8d0df57e2025-02-03T01:04:01ZengWileyJournal of Electrical and Computer Engineering2090-01472090-01552018-01-01201810.1155/2018/80241688024168Improved Design of Bit Synchronization Clock Extraction in Digital Communication SystemHuimin Duan0Hui Huang1Cuihua Li2Department of Electronic and Electrical Engineering, Hefei University, Hefei, ChinaDepartment of Electronic and Electrical Engineering, Hefei University, Hefei, ChinaDepartment of Electronic and Electrical Engineering, Hefei University, Hefei, ChinaAn improved method is proposed in this design to reduce the phase jitter after the synchronization or the random noise induced phase jitter in a bit synchronization clock extraction circuit. By using a newly added digital filter between the phase detector and the controller, the phase difference pulses from the phase detector are counted and processed, before being transmitted to the controller for adjusting the phase of the output clock. The design is completed by using FPGA chip and VHDL hardware description language and performs the simulation verification on Quartus II. The results show that the improved system performs the accurate extraction of bit synchronized clock, reduces the phase jitter problem, improves the system running efficiency and the ability of anti-interference, and guarantees the synchronization performance of the digital communication system.http://dx.doi.org/10.1155/2018/8024168 |
| spellingShingle | Huimin Duan Hui Huang Cuihua Li Improved Design of Bit Synchronization Clock Extraction in Digital Communication System Journal of Electrical and Computer Engineering |
| title | Improved Design of Bit Synchronization Clock Extraction in Digital Communication System |
| title_full | Improved Design of Bit Synchronization Clock Extraction in Digital Communication System |
| title_fullStr | Improved Design of Bit Synchronization Clock Extraction in Digital Communication System |
| title_full_unstemmed | Improved Design of Bit Synchronization Clock Extraction in Digital Communication System |
| title_short | Improved Design of Bit Synchronization Clock Extraction in Digital Communication System |
| title_sort | improved design of bit synchronization clock extraction in digital communication system |
| url | http://dx.doi.org/10.1155/2018/8024168 |
| work_keys_str_mv | AT huiminduan improveddesignofbitsynchronizationclockextractionindigitalcommunicationsystem AT huihuang improveddesignofbitsynchronizationclockextractionindigitalcommunicationsystem AT cuihuali improveddesignofbitsynchronizationclockextractionindigitalcommunicationsystem |