Modelling and Assertion-Based Verification of Run-Time Reconfigurable Designs Using Functional Programming Abstractions
With the increasing design and production costs and long time-to-market for Application Specific Integrated Circuits (ASICs), implementing digital circuits on reconfigurable hardware is becoming a more common practice. A reconfigurable hardware combines the flexibility of the software domain with th...
Saved in:
Main Authors: | Bahram N. Uchevler, Kjetil Svarstad |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2018-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2018/3276159 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Wu’s Characteristic Set Method for SystemVerilog Assertions Verification
by: Xinyan Gao, et al.
Published: (2013-01-01) -
Groebner Bases Based Verification Solution for SystemVerilog Concurrent Assertions
by: Ning Zhou, et al.
Published: (2014-01-01) -
A Run-Time Reconfigurable Ge Field-Effect Transistor With Symmetric On-States
by: Andreas Fuchsberger, et al.
Published: (2024-01-01) -
Assertive outreach : current perspectives /
Published: (2011) -
Using Fuzzy Logic in Test Case Prioritization for Regression Testing Programs with Assertions
by: Ali M. Alakeel
Published: (2014-01-01)