DaLAMED: A Clock-Frequency and Data-Lifetime-Aware Methodology for Energy-Efficient Memory Design in Edge Devices

Energy-efficient memory design has become increasingly critical with the proliferation of IoT devices. Although hybrid architectures, which combine multiple memory technologies, are widely used, we show that unified emerging Non-Volatile Memory (eNVM) systems can achieve superior efficiency when dri...

Full description

Saved in:
Bibliographic Details
Main Authors: Belal Jahannia, Abdolah Amirany, Elham Heidari, Hamed Dalir
Format: Article
Language:English
Published: IEEE 2025-01-01
Series:IEEE Access
Subjects:
Online Access:https://ieeexplore.ieee.org/document/10844295/
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Energy-efficient memory design has become increasingly critical with the proliferation of IoT devices. Although hybrid architectures, which combine multiple memory technologies, are widely used, we show that unified emerging Non-Volatile Memory (eNVM) systems can achieve superior efficiency when driven at their optimal frequencies. This paper describes Data Lifetime Aware Memory Energy-efficient Design (DaLAMED), a technology-agnostic methodology to optimize memory system energy efficiency by considering application-specific data lifetime patterns along with operating frequencies. DaLAMED analyzes memory access patterns to determine the most energy-efficient memory technology for a given clock frequency or the critical frequency points at which energy efficiency advantages change between technologies. Through a thorough analysis using the MiBench benchmark suite, we determined that unified eNVM architectures, when optimized with DaLAMED, can reduce energy consumption by 30-60% compared to hybrid memory designs featuring DRAM at frequencies below 30 MHz, and offer comparable benefits over hybrid memory structures containing SRAM at frequencies up to 125 MHz. These results contradict many of the prevailing assumptions about hybrid memory architectures and also provide a platform for optimization of memory systems with or without new emerging memory technologies.
ISSN:2169-3536