New Low-Power Tristate Circuits in Positive Feedback Source-Coupled Logic
Two new design techniques to implement tristate circuits in positive feedback source-coupled logic (PFSCL) have been proposed. The first one is a switch-based technique while the second is based on the concept of sleep transistor. Different tristate circuits based on both techniques have been devel...
Saved in:
Main Authors: | Kirti Gupta, Ranjana Sridhar, Jaya Chaudhary, Neeta Pandey, Maneesha Gupta |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2011-01-01
|
Series: | Journal of Electrical and Computer Engineering |
Online Access: | http://dx.doi.org/10.1155/2011/670508 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Bus Implementation Using New Low Power PFSCL Tristate Buffers
by: Neeta Pandey, et al.
Published: (2016-01-01) -
A Modified Implementation of Tristate Inverter Based Static Master-Slave Flip-Flop with Improved Power-Delay-Area Product
by: Kunwar Singh, et al.
Published: (2014-01-01) -
Noise tolerant and power optimized ternary combinational circuits for arithmetic logic unit
by: Katyayani Chauhan, et al.
Published: (2025-03-01) -
Algorithms for partitioning logical circuits into subcircuits
by: N. A. Kirienko
Published: (2020-09-01) -
From Coherent States in Adjacent Graphene Layers toward Low-Power Logic Circuits
by: Leonard F. Register, et al.
Published: (2011-01-01)