XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware
This paper presents a novel XOR-FREE algorithm to implement the convolutional encoder using reconfigurable hardware. The approach completely removes the XOR processing of a chosen nonsystematic, feedforward generator polynomial of larger constraint length. The hardware (HW) implementation of new arc...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2016-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2016/9128683 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832564259009069056 |
|---|---|
| author | Gaurav Purohit Kota Solomon Raju Vinod Kumar Chaubey |
| author_facet | Gaurav Purohit Kota Solomon Raju Vinod Kumar Chaubey |
| author_sort | Gaurav Purohit |
| collection | DOAJ |
| description | This paper presents a novel XOR-FREE algorithm to implement the convolutional encoder using reconfigurable hardware. The approach completely removes the XOR processing of a chosen nonsystematic, feedforward generator polynomial of larger constraint length. The hardware (HW) implementation of new architecture uses Lookup Table (LUT) for storing the parity bits. The design implements architectural reconfigurability by modifying the generator polynomial of the same constraint length and code rate to reduce the design complexity. The proposed architecture reduces the dynamic power up to 30% and improves the hardware cost and propagation delay up to 20% and 32%, respectively. The performance of the proposed architecture is validated in MATLAB Simulink and tested on Zynq-7 series FPGA. |
| format | Article |
| id | doaj-art-523327bbf9174119aea625501496e0fd |
| institution | Kabale University |
| issn | 1687-7195 1687-7209 |
| language | English |
| publishDate | 2016-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | International Journal of Reconfigurable Computing |
| spelling | doaj-art-523327bbf9174119aea625501496e0fd2025-02-03T01:11:28ZengWileyInternational Journal of Reconfigurable Computing1687-71951687-72092016-01-01201610.1155/2016/91286839128683XOR-FREE Implementation of Convolutional Encoder for Reconfigurable HardwareGaurav Purohit0Kota Solomon Raju1Vinod Kumar Chaubey2Department of EEE, BITS-Pilani, Pilani, Rajasthan 333031, IndiaDigital System Group, CEERI, Pilani, Rajasthan 333031, IndiaDepartment of EEE, BITS-Pilani, Pilani, Rajasthan 333031, IndiaThis paper presents a novel XOR-FREE algorithm to implement the convolutional encoder using reconfigurable hardware. The approach completely removes the XOR processing of a chosen nonsystematic, feedforward generator polynomial of larger constraint length. The hardware (HW) implementation of new architecture uses Lookup Table (LUT) for storing the parity bits. The design implements architectural reconfigurability by modifying the generator polynomial of the same constraint length and code rate to reduce the design complexity. The proposed architecture reduces the dynamic power up to 30% and improves the hardware cost and propagation delay up to 20% and 32%, respectively. The performance of the proposed architecture is validated in MATLAB Simulink and tested on Zynq-7 series FPGA.http://dx.doi.org/10.1155/2016/9128683 |
| spellingShingle | Gaurav Purohit Kota Solomon Raju Vinod Kumar Chaubey XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware International Journal of Reconfigurable Computing |
| title | XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware |
| title_full | XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware |
| title_fullStr | XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware |
| title_full_unstemmed | XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware |
| title_short | XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware |
| title_sort | xor free implementation of convolutional encoder for reconfigurable hardware |
| url | http://dx.doi.org/10.1155/2016/9128683 |
| work_keys_str_mv | AT gauravpurohit xorfreeimplementationofconvolutionalencoderforreconfigurablehardware AT kotasolomonraju xorfreeimplementationofconvolutionalencoderforreconfigurablehardware AT vinodkumarchaubey xorfreeimplementationofconvolutionalencoderforreconfigurablehardware |