Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs

Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs

Saved in:

Bibliographic Details
Main Authors:	Shuli Gao, Dhamin Al-Khalili, Noureddine Chabini
Format:	Article
Language:	English
Published:	Wiley 2009-01-01
Series:	International Journal of Reconfigurable Computing
Online Access:	http://dx.doi.org/10.1155/2009/145130
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Efficient FPGA based architecture for high‐order FIR filtering using simultaneous DSP and LUT reduced utilization
by: Mountassar Maamoun, et al.
Published: (2021-08-01)

The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units
by: Chi Wai Yu, et al.
Published: (2008-01-01)

On the Convergence Analysis of the Alternating Direction Method of Multipliers with Three Blocks
by: Caihua Chen, et al.
Published: (2013-01-01)

Multigranular Uncertain Linguistic Prioritized Aggregation Operators and Their Application to Multiple Criteria Group Decision Making
by: Ding-Hong Peng, et al.
Published: (2013-01-01)

112-Gb/s DSP-Based PAM-4 Transceivers for Large-Scale Ethernet Switching Systems
by: Henry Park, et al.
Published: (2024-01-01)

Reduced-Precision Redundancy on FPGAs
by: Brian Pratt, et al.
Published: (2011-01-01)

A Low-Power DNN Accelerator With Mean-Error-Minimized Approximate Signed Multiplier
by: Laimin Du, et al.
Published: (2024-01-01)

Pipeline FFT Architectures Optimized for FPGAs
by: Bin Zhou, et al.
Published: (2009-01-01)

Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology
by: Kostas Siozios, et al.
Published: (2008-01-01)

High level modeling of Dynamic Reconfigurable FPGAs
by: Imran Rafiq Quadri, et al.
Published: (2009-01-01)

Automatic Pipelining and Vectorization of Scientific Code for FPGAs
by: Syed Waqar Nabi, et al.
Published: (2019-01-01)

Simple Hybrid Scaling-Free CORDIC Solution for FPGAs
by: Leonid Moroz, et al.
Published: (2014-01-01)

The Potential for a GPU-Like Overlay Architecture for FPGAs
by: Jeffrey Kingyens, et al.
Published: (2011-01-01)

Exploring Many-Core Design Templates for FPGAs and ASICs
by: Ilia Lebedev, et al.
Published: (2012-01-01)

Low Power Systolic Array Based Digital Filter for DSP Applications
by: S. Karthick, et al.
Published: (2015-01-01)

A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs
by: G. Alonzo Vera, et al.
Published: (2011-01-01)

FPGA-QNN: Quantized Neural Network Hardware Acceleration on FPGAs
by: Mustafa Tasci, et al.
Published: (2025-01-01)

Initial Value Determination of Chua System with Hidden Attractors and Its DSP Implementation
by: Xianming Wu, et al.
Published: (2020-01-01)

Applications of DSP to Explicit Dynamic FEA Simulations of Elastically-Dominated Impact Problems
by: Ted Diehl, et al.
Published: (2000-01-01)

Recent Advances in Ultrahigh-Speed Wireline Receivers With ADC-DSP-Based Equalizers
by: Seoyoung Jang, et al.
Published: (2024-01-01)

A DSP-Controlled Permanent Magnet Synchronous Motor Control System for Hybrid Vehicles
by: Qiang Fu
Published: (2022-01-01)

60GHz Reverse Modulation Fiber-Wireless System with Two Jointed DSP Algorithms
by: Long Chen, et al.
Published: (2018-01-01)

Fast approximation of the top‐k items in data streams using FPGAs
by: Ali Ebrahim, et al.
Published: (2023-03-01)

How FPGAs Can Help Create Self-Recoverable Antenna Arrays
by: Miroslav Joler
Published: (2012-01-01)

Double multipliers on topological algebras
by: L. A. Khan, et al.
Published: (1999-01-01)

Research and DSP Implementation of Speech Enhancement Technology Based on Dynamic Mixed Features and Adaptive Mask
by: Jie Yang, et al.
Published: (2022-01-01)

DSP: A tool for probabilistic sex diagnosis using worldwide variability in hip-bone measurements
by: Pascal Murail, et al.
Published: (2005-12-01)

Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs
by: Shahnam Mirzaei, et al.
Published: (2010-01-01)

Exploring Shared SRAM Tables in FPGAs for Larger LUTs and Higher Degree of Sharing
by: Ali Asghar, et al.
Published: (2017-01-01)

Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis Tools
by: Bruno da Silva, et al.
Published: (2013-01-01)

Rainbow: An Operating System for Software-Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs
by: Krzysztof Jozwik, et al.
Published: (2013-01-01)

A Security Scheme for Dependable Key Insertion in Mobile Embedded Devices
by: Alexander Klimm, et al.
Published: (2011-01-01)

The dual of the multiplier algebra of Pedersen's ideal
by: Kelly McKennon
Published: (1982-01-01)

On α-Multiplier on Almost Distributive Lattices
by: Ying Wang, et al.
Published: (2021-01-01)

New blocked all-pairs shortest paths algorithms operating on blocks of unequal sizes
by: A. A. Prihozhy, et al.
Published: (2024-01-01)

«ProDSP-1.0» Computer System for Optimization of Smelting Technology and Power-Saving in Electric Arc-Furnaces
by: A. A. Chichko, et al.
Published: (2008-04-01)

Generalized Block-Diagonalization Schemes for MIMO Relay Broadcasting Systems
by: Xianan Wang, et al.
Published: (2014-01-01)

Multipliers of Modules of Continuous Vector-Valued Functions
by: Liaqat Ali Khan, et al.
Published: (2014-01-01)

Smoothness and Function Spaces Generated by Homogeneous Multipliers
by: Konstantin Runovski, et al.
Published: (2012-01-01)

Estimates for Unimodular Multipliers on Modulation Hardy Spaces
by: Jiecheng Chen, et al.
Published: (2013-01-01)