A 2.1 GS/s 2-Channel Pipeline-SAR ADC With Speed-Enhanced Bootstrap Switch and Low-Latency SAR Logic

A 2.1 GS/s 2-Channel Pipeline-SAR ADC With Speed-Enhanced Bootstrap Switch and Low-Latency SAR Logic

This paper introduces a 12-bit 2-channel interleaved Pipelined Successive Approximation Register (Pipelined-SAR) Analog-to-Digital Converter (ADC) capable of operating at 2.1 GS/s. A speed-enhanced bootstrap switch that enhances the sampling speed is featured so that the overall speed bottleneck of...

Full description

Saved in:
Bibliographic Details
Main Authors: Tao Fu, Xianshan Wen, Liang Fang, Ping Gui
Format: Article
Language:English
Published: IEEE 2025-01-01
Series:IEEE Access
Subjects:
Analog-to-digital converter (ADC)
pipelined SAR ADC
successive approximation register (SAR)
SAR logic
bootstrap switch
Online Access:https://ieeexplore.ieee.org/document/10928983/
Tags: Add Tag
No Tags, Be the first to tag this record!

Similar Items

Similar Items