Design of Efficient Full Adder in Quantum-Dot Cellular Automata
Further downscaling of CMOS technology becomes challenging as it faces limitation of feature size reduction. Quantum-dot cellular automata (QCA), a potential alternative to CMOS, promises efficient digital design at nanoscale. Investigations on the reduction of QCA primitives (majority gates and inv...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2013-01-01
|
| Series: | The Scientific World Journal |
| Online Access: | http://dx.doi.org/10.1155/2013/250802 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832550062137278464 |
|---|---|
| author | Bibhash Sen Ayush Rajoria Biplab K. Sikdar |
| author_facet | Bibhash Sen Ayush Rajoria Biplab K. Sikdar |
| author_sort | Bibhash Sen |
| collection | DOAJ |
| description | Further downscaling of CMOS technology becomes challenging as it faces limitation of feature size reduction. Quantum-dot cellular automata (QCA), a potential alternative to CMOS, promises efficient digital design at nanoscale. Investigations on the reduction of QCA primitives (majority gates and inverters) for various adders are limited, and very few designs exist for reference. As a result, design of adders under QCA framework is gaining its importance in recent research. This work targets developing multi-layered full adder architecture in QCA framework based on five-input majority gate proposed here. A minimum clock zone (2 clock) with high compaction (0.01 μm2) for a full adder around QCA is achieved. Further, the usefulness of such design is established with the synthesis of high-level logic. Experimental results illustrate the significant improvements in design level in terms of circuit area, cell count, and clock compared to that of conventional design approaches. |
| format | Article |
| id | doaj-art-4cc2d1b1159043f7b3da01b24ab1ae39 |
| institution | Kabale University |
| issn | 1537-744X |
| language | English |
| publishDate | 2013-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | The Scientific World Journal |
| spelling | doaj-art-4cc2d1b1159043f7b3da01b24ab1ae392025-02-03T06:07:51ZengWileyThe Scientific World Journal1537-744X2013-01-01201310.1155/2013/250802250802Design of Efficient Full Adder in Quantum-Dot Cellular AutomataBibhash Sen0Ayush Rajoria1Biplab K. Sikdar2Department of Computer Science and Engineering, National Institute of Technology, Durgapur, IndiaDepartment of Computer Science and Engineering, National Institute of Technology, Durgapur, IndiaDepartment of Computer Science and Technology, Bengal Engineering and Science University, Shibpur, IndiaFurther downscaling of CMOS technology becomes challenging as it faces limitation of feature size reduction. Quantum-dot cellular automata (QCA), a potential alternative to CMOS, promises efficient digital design at nanoscale. Investigations on the reduction of QCA primitives (majority gates and inverters) for various adders are limited, and very few designs exist for reference. As a result, design of adders under QCA framework is gaining its importance in recent research. This work targets developing multi-layered full adder architecture in QCA framework based on five-input majority gate proposed here. A minimum clock zone (2 clock) with high compaction (0.01 μm2) for a full adder around QCA is achieved. Further, the usefulness of such design is established with the synthesis of high-level logic. Experimental results illustrate the significant improvements in design level in terms of circuit area, cell count, and clock compared to that of conventional design approaches.http://dx.doi.org/10.1155/2013/250802 |
| spellingShingle | Bibhash Sen Ayush Rajoria Biplab K. Sikdar Design of Efficient Full Adder in Quantum-Dot Cellular Automata The Scientific World Journal |
| title | Design of Efficient Full Adder in Quantum-Dot Cellular Automata |
| title_full | Design of Efficient Full Adder in Quantum-Dot Cellular Automata |
| title_fullStr | Design of Efficient Full Adder in Quantum-Dot Cellular Automata |
| title_full_unstemmed | Design of Efficient Full Adder in Quantum-Dot Cellular Automata |
| title_short | Design of Efficient Full Adder in Quantum-Dot Cellular Automata |
| title_sort | design of efficient full adder in quantum dot cellular automata |
| url | http://dx.doi.org/10.1155/2013/250802 |
| work_keys_str_mv | AT bibhashsen designofefficientfulladderinquantumdotcellularautomata AT ayushrajoria designofefficientfulladderinquantumdotcellularautomata AT biplabksikdar designofefficientfulladderinquantumdotcellularautomata |