A–102-dBm Sensitivity Multichannel Heterodyne Wake-Up Receiver With Integrated ADPLL

A–102-dBm Sensitivity Multichannel Heterodyne Wake-Up Receiver With Integrated ADPLL

This article presents a binary frequency-shift keying (BFSK) heterodyne wake-up receiver (WuRx) with -102-dBm sensitivity at 2.4 GHz. An integrated low-power all-digital phase-locked loop (ADPLL) allows sharp filtering at the intermediate frequency (IF) to improve sensitivity and interference robust...

Full description

Saved in:
Bibliographic Details
Main Authors: Linsheng Zhang, Divya Duvvuri, Suprio Bhattacharya, Anjana Dissanayake, Xinjian Liu, Henry L. Bishop, Yaobin Zhang, Travis N. Blalock, Benton H. Calhoun, Steven M. Bowers
Format: Article
Language:English
Published: IEEE 2024-01-01
Series:IEEE Open Journal of the Solid-State Circuits Society
Subjects:
All-digital phase-locked loop (ADPLL)
Internet of Things (IoT)
low power
receivers
wake-up radios
wake-up receiver (WuRx)
Online Access:https://ieeexplore.ieee.org/document/10496457/
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This article presents a binary frequency-shift keying (BFSK) heterodyne wake-up receiver (WuRx) with -102-dBm sensitivity at 2.4 GHz. An integrated low-power all-digital phase-locked loop (ADPLL) allows sharp filtering at the intermediate frequency (IF) to improve sensitivity and interference robustness. The WuRx achieves an average current consumption of 2.2&#x2013;<inline-formula> <tex-math notation="LaTeX">$171~\mu $ </tex-math></inline-formula>A range at 16 s to 0.1-s latency with the packet-level-duty-cycling scheme. In addition, it supports up to 60 channels from 2.300 to 2.536 GHz. A signal-to-interference ratio (SIR) of -27/-30/-46 dB is achieved at 3/5/25-MHz offset from the carrier.
ISSN:2644-1349

Similar Items