Text this: Controllable floating gate memory performance through device structure design