Design and analysis of optimized dynamic comparator circuit for low-power and high-speed applications
A typical dynamic comparator consists of two stages: A first stage comprising a differential amplifier and a second stage comprising latch-based circuitry. The primary function of the differential amplifier is to amplify the input difference, while the latch is responsible for the comparison process...
Saved in:
| Main Authors: | Dhandapani Vaithiyanathan, Rajat Mishra, Preeti Verma, Baljit Kaur |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Elsevier
2024-12-01
|
| Series: | e-Prime: Advances in Electrical Engineering, Electronics and Energy |
| Subjects: | |
| Online Access: | http://www.sciencedirect.com/science/article/pii/S2772671124004376 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Regenerative comparator with floating capacitor for energy‐harvesting applications
by: Hadi Pahlavanzadeh, et al.
Published: (2021-11-01) -
Flexible Multi-Channel Analog-Frontend for Ultra-Low Power Environmental Sensing
by: Marcel Jotschke, et al.
Published: (2021-01-01) -
The Design of a Low-Power Pipelined ADC for IoT Applications
by: Junkai Zhang, et al.
Published: (2025-02-01) -
A 2.1 GS/s 2-Channel Pipeline-SAR ADC With Speed-Enhanced Bootstrap Switch and Low-Latency SAR Logic
by: Tao Fu, et al.
Published: (2025-01-01) -
Configuration Design and Topology Description of the Power Release Latch with Variable Topology Characteristic
by: Bai Lele, et al.
Published: (2020-06-01)