Text this: Noise tolerant and power optimized ternary combinational circuits for arithmetic logic unit