AsyncBTree: Revisiting Binary Tree Topology for Efficient FPGA-Based NoC Implementation
Binary tree topology generally fails to attract network on chip (NoC) implementations due to its low bisection bandwidth. Fat trees are proposed to alleviate this issue by using increasingly thicker links to connect switches towards the root node. This scheme is very efficient in interconnected netw...
Saved in:
Main Author: | Kizheppatt Vipin |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2019-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2019/7239858 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads
by: Nachiket Kapre, et al.
Published: (2011-01-01) -
„Noc ciemna” drogą mądrości krzyża
by: Paweł Warchoł
Published: (2016-06-01) -
An Efficient FPGA Implementation of Optimized Anisotropic Diffusion Filtering of Images
by: Chandrajit Pal, et al.
Published: (2016-01-01) -
„Noc Świętego Wawrzyńca”. Cienie (zapomnianych) przodków
by: Anna Miller-Klejsa
Published: (2013-03-01) -
Multi-FPGA Partitioning Method Based on Topological Levelization
by: Nabil Kerkiz, et al.
Published: (2010-01-01)