Text this: Low‐space bit‐serial systolic array architecture for interleaved multiplication over GF(2m)