FPGA Implementation of Real-Time Compressive Sensing with Partial Fourier Dictionary
This paper presents a novel real-time compressive sensing (CS) reconstruction which employs high density field-programmable gate array (FPGA) for hardware acceleration. Traditionally, CS can be implemented using a high-level computer language in a personal computer (PC) or multicore platforms, such...
Saved in:
Main Authors: | Yinghui Quan, Yachao Li, Xiaoxiao Gao, Mengdao Xing |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2016-01-01
|
Series: | International Journal of Antennas and Propagation |
Online Access: | http://dx.doi.org/10.1155/2016/1671687 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
FPGA Implementation of A∗ Algorithm for Real-Time Path Planning
by: Yuzhi Zhou, et al.
Published: (2020-01-01) -
Toward the Implementation of an ASIC-Like System on FPGA for Real-Time Video Processing with Power Reduction
by: Lilia Kechiche, et al.
Published: (2018-01-01) -
Property Analysis of MIMO-Based Missile-Borne Forward-Looking SAR
by: Yachao Li, et al.
Published: (2014-01-01) -
MIMO-Based Forward-Looking SAR Imaging Algorithm and Simulation
by: Ziqiang Meng, et al.
Published: (2014-01-01) -
Hardware Architecture for Real-Time Computation of Image Component Feature Descriptors on a FPGA
by: Abdul Waheed Malik, et al.
Published: (2014-01-01)