Novel Power Reduction Technique for ReRAM with Automatic Avoidance Circuit for Wasteful Overwrite
Low-power operations can be great advantageous for ReRAM devices. However, wasteful overwriting such as the SET operation to low-resistance state (LRS) device and the RESET operation to high-resistance state (HRS) device causes not only an increase in power but also the degradation of the write cycl...
Saved in:
Main Authors: | Takaya Handa, Yuhei Yoshimoto, Kazuya Nakayama, Akio Kitagawa |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2012-01-01
|
Series: | Active and Passive Electronic Components |
Online Access: | http://dx.doi.org/10.1155/2012/181395 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Thermal Heating in ReRAM Crossbar Arrays: Challenges and Solutions
by: Kamilya Smagulova, et al.
Published: (2024-01-01) -
Optimal Design of FPGA Switch Matrix with Ion Mobility Based Nonvolatile ReRAM
by: Peng Hai-yun, et al.
Published: (2015-01-01) -
Experimental Comparison of HfO<sub>2/X</sub>-Based ReRAM Devices Switching Properties by the MIM Capacitance
by: Fernando Jose da Costa, et al.
Published: (2024-01-01) -
Cryopreservation Techniques for Ram Sperm
by: Amit Saha, et al.
Published: (2022-01-01) -
Analysis of Arc Re-Ignition in Vacuum Interrupter-Based HVdc Circuit Breakers
by: Tamer Eliyan, et al.
Published: (2025-01-01)