RP-Ring: A Heterogeneous Multi-FPGA Accelerator
To reduce the cost of designing new specialized FPGA boards as direct-summation MOND (Modified Newtonian Dynamics) simulator, we propose a new heterogeneous architecture with existing FPGA boards, which is called RP-ring (reconfigurable processor ring). This design can be expanded conveniently with...
Saved in:
Main Authors: | Shuaizhi Guo, Tianqi Wang, Linfeng Tao, Teng Tian, Zikun Xiang, Xi Jin |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2018-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2018/6784319 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Sparse Convolution FPGA Accelerator Based on Multi-Bank Hash Selection
by: Jia Xu, et al.
Published: (2024-12-01) -
FPGA Implementation of A∗ Algorithm for Real-Time Path Planning
by: Yuzhi Zhou, et al.
Published: (2020-01-01) -
Exploration of Heterogeneous FPGA Architectures
by: Umer Farooq, et al.
Published: (2011-01-01) -
Multi-Softcore Architecture on FPGA
by: Mouna Baklouti, et al.
Published: (2014-01-01) -
FPGA-QNN: Quantized Neural Network Hardware Acceleration on FPGAs
by: Mustafa Tasci, et al.
Published: (2025-01-01)