Open SystemC Simulator with Support for Power Gating Design
Power gating is one of the most efficient power consumption reduction techniques. However, when applied in several different parts of a complex design, functional verification becomes a challenge. Lately, the verification process of this technique has been executed in a Register-Transfer Level (RTL)...
Saved in:
Main Authors: | George Sobral Silveira, Alisson V. Brito, Helder F. de A. Oliveira, Elmar U. K. Melcher |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2012-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2012/793190 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Modeling and Implementation of a Power Estimation Methodology for SystemC
by: Matthias Kuehnle, et al.
Published: (2012-01-01) -
Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation
by: Johan Ditmar, et al.
Published: (2008-01-01) -
A Gate Design Project.
by: Mugume, Charles
Published: (2023) -
Applying Partial Power-Gating to Direction-Sliced Network-on-Chip
by: Feng Wang, et al.
Published: (2015-01-01) -
An Analytical Gate-All-Around MOSFET Model for Circuit Simulation
by: Kuan-Chou Lin, et al.
Published: (2015-01-01)