Analysis of a novel packaging technique for natural voltage balancing of series-connected SiC-MOSFETs
This paper analyzes a novel packaging technique to improve the voltage-sharing performances of series-connected SiC-MOSFETs. The proposed method takes advantage of the parasitic capacitance network introduced by the packaging dielectric isolation layers to reduce the voltage imbalance across the ser...
Saved in:
| Main Authors: | Luciano F.S. Alves, Pierre Lefranc, Jean-Christophe Crebier, Pierre-Olivier Jeannin, Benoit Sarrazin |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Elsevier
2025-06-01
|
| Series: | Power Electronic Devices and Components |
| Subjects: | |
| Online Access: | http://www.sciencedirect.com/science/article/pii/S2772370425000227 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
1200V 4H-SiC MOSFET with a High-K Source Gate for Improving Third-Quadrant and High Frequency Figure of Merit Performance
by: Mingyue Li, et al.
Published: (2025-04-01) -
Research on the Short-Circuit Characteristics of Trench-Type SiC Power MOSFETs Under Single and Repetitive Pulse Strikes
by: Li Liu, et al.
Published: (2025-06-01) -
Comprehensive Short Circuit Behavior and Failure Analysis of 1.2kV SiC MOSFETs Across Multiple Vendors and Generations
by: Shahid Makhdoom, et al.
Published: (2024-01-01) -
A Transistor-Based Assist Gate Driver of SiC MOSFET for Crosstalk Suppression in a Phase-Leg Configuration
by: Donglin Xu, et al.
Published: (2023-01-01) -
High-temperature Reliability of 1 200 V SiC Power MOSFETs
by: DENG Xiaochuan, et al.
Published: (2016-01-01)