A VLSI Implementation of Rank-Order Searching Circuit Employing a Time-Domain Technique
We present a compact and low-power rank-order searching (ROS) circuit that can be used for building associative memories and rank-order filters (ROFs) by employing time-domain computation and floating-gate MOS techniques. The architecture inherits the accuracy and programmability of digital implemen...
Saved in:
Main Authors: | Trong-Tu Bui, Tadashi Shibata |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2013-01-01
|
Series: | Journal of Engineering |
Online Access: | http://dx.doi.org/10.1155/2013/759761 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A New Statistical Method
for Maximum Power Estimation
in CMOS VLSI Circuits
by: N. E. Evmorfopoulos, et al.
Published: (2000-01-01) -
VLSI Architectures for Sliding-Window-Based Space-Time Turbo Trellis Code Decoders
by: Georgios Passas, et al.
Published: (2012-01-01) -
PAGR: Accelerating Global Routing for VLSI Design Flow
by: Roman A. Solovyev, et al.
Published: (2025-01-01) -
An Asynchronous Low Power and High Performance VLSI Architecture for Viterbi Decoder Implemented with Quasi Delay Insensitive Templates
by: T. Kalavathi Devi, et al.
Published: (2015-01-01) -
Security Techniques for Prevention of Rank Manipulation in Social Tagging Services including Robotic Domains
by: Okkyung Choi, et al.
Published: (2014-01-01)