3D Network-on-Chip Architectures Using Homogeneous Meshes and Heterogeneous Floorplans
We propose new 3D 2-layer and 3-layer NoC architectures that utilize homogeneous regular mesh networks on a separate layer and one or two heterogeneous floorplanning layers. These architectures combine the benefits of compact heterogeneous floorplans and of regular mesh networks. To demonstrate thes...
Saved in:
Main Authors: | Vitor de Paulo, Cristinel Ababei |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2010-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2010/603059 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications
by: Xiaowen Chen, et al.
Published: (2015-01-01) -
Speeding Up FPGA Placement via Partitioning and Multithreading
by: Cristinel Ababei
Published: (2009-01-01) -
A Decentralised Task Mapping Approach for Homogeneous Multiprocessor Network-On-Chips
by: Peter Zipf, et al.
Published: (2009-01-01) -
Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
by: Sao-Jie Chen, et al.
Published: (2012-01-01) -
Proficient Node Scheduling Protocol for Homogeneous and Heterogeneous Wireless Sensor Networks
by: R. Saravanakumar, et al.
Published: (2013-08-01)