Dual-Mode 2T1C DRAM Process-In-Memory Architecture for Boolean and MAC Operations
With the increasing demand for intelligent memory, the conventional memory system is more and more equipped with computational logic to support simple arithmetic and Boolean operations required by many real-world applications. Such a trend, called ‘Process-In-Memory’ architectu...
Saved in:
| Main Authors: | Yerim An, Honggu Kim, Dongjun Son, Hakrae Yu, Yong Shim |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2025-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/11095698/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A Highly Parallel DRAM Architecture to Mitigate Large Access Latency and Improve Energy Efficiency of Modern DRAM Systems
by: Tareq A. Alawneh, et al.
Published: (2024-01-01) -
SpDRAM: Efficient In-DRAM Acceleration of Sparse Matrix-Vector Multiplication
by: Jieui Kang, et al.
Published: (2024-01-01) -
In-Depth Review and Comparative Analysis of DRAM-Based PUFs
by: Yuin Yee Chew, et al.
Published: (2025-01-01) -
Implementation of Boolean Logic Functions Through Double Gate FD-SOI MOSFET
by: Md. Hasan Raza Ansari, et al.
Published: (2024-01-01) -
Low-Power-Management Engine: Driving DDR Towards Ultra-Efficient Operations
by: Zhuorui Liu, et al.
Published: (2025-04-01)