Transparent Runtime Migration of Loop-Based Traces of Processor Instructions to Reconfigurable Processing Units
The ability to map instructions running in a microprocessor to a reconfigurable processing unit (RPU), acting as a coprocessor, enables the runtime acceleration of applications and ensures code and possibly performance portability. In this work, we focus on the mapping of loop-based instruction trac...
Saved in:
Main Authors: | João Bispo, Nuno Paulino, João M. P. Cardoso, João Canas Ferreira |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2013-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2013/340316 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
On the Feasibility and Limitations of Just-in-Time Instruction Set Extension for FPGA-Based Reconfigurable Processors
by: Mariusz Grad, et al.
Published: (2012-01-01) -
A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors
by: Shoaib Akram, et al.
Published: (2010-01-01) -
IMSC: Instruction set architecture monitor and secure cache for protecting processor systems from undocumented instructions
by: Yuze Wang, et al.
Published: (2022-07-01) -
Publicity, Transparency, and Openness in Public Administration
by: JOÃO GASPAR RODRIGUES
Published: (2022-01-01) -
Fast Optimal Replica Placement with Exhaustive Search Using Dynamically Reconfigurable Processor
by: Hidetoshi Takeshita, et al.
Published: (2011-01-01)