Exploring Many-Core Design Templates for FPGAs and ASICs
We present a highly productive approach to hardware design based on a many-core microarchitectural template used to implement compute-bound applications expressed in a high-level data-parallel language such as OpenCL. The template is customized on a per-application basis via a range of high-level pa...
Saved in:
Main Authors: | Ilia Lebedev, Christopher Fletcher, Shaoyi Cheng, James Martin, Austin Doupnik, Daniel Burke, Mingjie Lin, John Wawrzynek |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2012-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2012/439141 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
ASIC3: A Lactic Acid Sensor for Cardiac Pain
by: D.C. Immke, et al.
Published: (2001-01-01) -
Design of Interface ASIC with Power-Saving Switches for Capacitive Accelerometers
by: Juncheng Cai, et al.
Published: (2025-01-01) -
Reduced-Precision Redundancy on FPGAs
by: Brian Pratt, et al.
Published: (2011-01-01) -
Exploring Shared SRAM Tables in FPGAs for Larger LUTs and Higher Degree of Sharing
by: Ali Asghar, et al.
Published: (2017-01-01) -
Pipeline FFT Architectures Optimized for FPGAs
by: Bin Zhou, et al.
Published: (2009-01-01)