An Approach to Increase Power-Added Efficiency in a 5 GHz Class E Power Amplifier in 0.18 µm CMOS Technology
A new approach to increasing the power-added efficiency (PAE) of a class E power amplifier (PA) is proposed in this paper. The PA operates at a 5 GHz frequency and a reactance compensation technique is utilized to maximize the bandwidth at the operating frequency. The driver stage creates either a h...
Saved in:
Main Author: | Hemad Heidari Jobaneh |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2023-01-01
|
Series: | IET Circuits, Devices and Systems |
Online Access: | http://dx.doi.org/10.1049/2023/5586912 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
The Design of an Ultralow-Power Ultra-wideband (5 GHz–10 GHz) Low Noise Amplifier in 0.13 μm CMOS Technology
by: Hemad Heidari Jobaneh
Published: (2020-01-01) -
A Low-Power Ultrawideband Low-Noise Amplifier in 0.18 μm CMOS Technology
by: Jun-Da Chen
Published: (2013-01-01) -
Designing a Ring-VCO for RFID Transponders in 0.18 μm CMOS Process
by: Jubayer Jalil, et al.
Published: (2014-01-01) -
2.4 GHz CMOS Power Amplifier with Mode-Locking Structure to Enhance Gain
by: Changhyun Lee, et al.
Published: (2014-01-01) -
Multi-Channel PWM Heater Control Chip in 0.18 μm High-Voltage CMOS for a Quantum Simulator
by: Christoph Ribisch, et al.
Published: (2024-01-01)