A Taxonomy of Reconfigurable Single-/Multiprocessor Systems-on-Chip
Runtime adaptivity of hardware in processor architectures is a novel trend, which is under investigation in a variety of research labs all over the world. The runtime exchange of modules, implemented on a reconfigurable hardware, affects the instruction flow (e.g., in reconfigurable instruction set...
Saved in:
Main Authors: | Diana Göhringer, Thomas Perschke, Michael Hübner, Jürgen Becker |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2009-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2009/395018 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Exploration of the Power-Performance Tradeoff through Parameterization of FPGA-Based Multiprocessor Systems
by: Diana Göhringer, et al.
Published: (2011-01-01) -
Adaptive Multiclient Network-on-Chip Memory Core: Hardware Architecture, Software Abstraction Layer, and Application Exploration
by: Diana Göhringer, et al.
Published: (2012-01-01) -
A Decentralised Task Mapping Approach for Homogeneous Multiprocessor Network-On-Chips
by: Peter Zipf, et al.
Published: (2009-01-01) -
Current Trends on Reconfigurable Computing
by: Jürgen Becker, et al.
Published: (2008-01-01) -
Two-Round Diagnosability Measures for Multiprocessor Systems
by: Jiarong Liang, et al.
Published: (2020-01-01)