Dusharla Satyanarayana

Dusharla Satyanarayana (born 12 March 1954) is an Indian water rights activist and founder of Jala Sadhana Samithi (JSS). He is fighting for drinking and irrigation water for Nalgonda district in Telangana, formerly Andhra Pradesh, India, by completing the decades-old Srisailam Left Bank Canal Tunnel scheme. He also supported statehood for Telangana. He is vice president of Suvidha. Provided by Wikipedia
Showing 1 - 5 results of 5 for search 'D. Satyanarayana', query time: 0.01s Refine Results
  1. 1
    Constrained Delaunay Triangulation for Ad Hoc Networks

    Constrained Delaunay Triangulation for Ad Hoc Networks by D. Satyanarayana, S. V. Rao

    Published 2008-01-01
    Get full text
    Article
    Save to List
    Saved in:
  2. 2
    Synthesis and Antimicrobial Activity of 2-[4-(Substituted Benzylidenamino)-5-(Substituted Phenoxymethyl)-4H-1,2,4-Triazol-3-yl thio] Acetic Acid Derivatives

    Synthesis and Antimicrobial Activity of 2-[4-(Substituted Benzylidenamino)-5-(Substituted Phenoxymethyl)-4H-1,2,4-Triazol-3-yl thio] Acetic Acid Derivatives by R. D. Hunashal, D. Satyanarayana, V. S. Maddi

    Published 2012-01-01
    Get full text
    Article
    Save to List
    Saved in:
  3. 3
    Dental Teaching Faculty Involvement in Research Activities

    Dental Teaching Faculty Involvement in Research Activities by Dolar Doshi, Jagadeeswara Rao Sukhabogi, Jenisha Patel, D Satyanarayana, Parupalli Karunakar

    Published 2023-04-01
    Get full text
    Article
    Save to List
    Saved in:
  4. 4
    Synthesis and Biological Evaluation of Some Novel 1, 3, 5-Trisubstituted Pyrazolines

    Synthesis and Biological Evaluation of Some Novel 1, 3, 5-Trisubstituted Pyrazolines by B. C. Revanasiddappa, R. Nagendra Rao, E. V. S. Subrahmanyam, D. Satyanarayana

    Published 2010-01-01
    Get full text
    Article
    Save to List
    Saved in:
  5. 5
    Design of efficient multiplier with low power and high-speed using PTL (Pass Transistor Logic)

    Design of efficient multiplier with low power and high-speed using PTL (Pass Transistor Logic) by D. Satyanarayana, M. Chennakesavulu, N. Fouzia Sulthana, K. Upendra, D. Sashidhar, K. Ramachandra Reddy, N. Naga Sai Vikranth, V. Devendra

    Published 2025-06-01
    Get full text
    Article
    Save to List
    Saved in:

Search Tools: